projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d97c416) | patch
[libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Sun, 7 Jun 2020 23:02:24 +0000 (23:02 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Sun, 7 Jun 2020 23:02:27 +0000 (00:02 +0100)
commit3c6235838fbcdf7dcd4794364282174da68d8cef
tree69696ea76aaaf4b167282fcf2866ce17a1f282b8tree
parentd97c416ef54bca08c0134fd93d3e8a0ed2c1ae17commit | diff
[libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly code "qemu vs simulator" rather than "qemu vs hardware"
bb/dbc1564f4dd2084ce81a1d63b0f61e1dcfa2b5 [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)