projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 74225c6) | patch
allow interactive "reg" command to dump all registers
authorMike Frysinger <vapier@gentoo.org>
Fri, 5 Jun 2015 13:17:19 +0000 (21:17 +0800)
committerMike Frysinger <vapier@gentoo.org>
Fri, 5 Jun 2015 13:17:19 +0000 (21:17 +0800)
commit3e8ad1eab377710dd1f2df192bdec20536b11840
treebdd1d7a2b1efe708a22e7549ef06466005a937eetree
parent74225c6f45ae5e79c03a73012fdfb64791d24748commit | diff
allow interactive "reg" command to dump all registers

It you want to scan all the registers at once (or at least a few), having
to dump them one by one is kind of a pain.  Change the behavior so that if
the register number is omitted, it'll dump all of them.
riscv/interactive.cc diff | blob | history
Simple-V augmented version of spike