projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 94965b8) | patch
radeonsi: don't flush sL1 conditionally in WAIT_ON_CE_COUNTER
authorMarek Olšák <marek.olsak@amd.com>
Sat, 29 Jul 2017 20:03:38 +0000 (22:03 +0200)
committerMarek Olšák <marek.olsak@amd.com>
Tue, 1 Aug 2017 15:06:38 +0000 (17:06 +0200)
commit404f524fe2a3e3cc0024b3b8f8dc2e592a8aafed
treea4edac6c0e5585858b7a65e0e866450081bf2b13tree
parent94965b8219508954a5fddd74e7c6de4503cd9931commit | diff
radeonsi: don't flush sL1 conditionally in WAIT_ON_CE_COUNTER

I don't know the condition for the flush, but we better turn this off.
The sL1 flush is used when CE dumps stuff into a ring buffer and the ring
buffer wraps.

Reviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>
src/gallium/drivers/radeonsi/si_state_draw.c diff | blob | history