projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7238e58) | patch
vendor.intel: don't use `write_verilog -decimal`.
authorwhitequark <whitequark@whitequark.org>
Thu, 21 May 2020 09:49:42 +0000 (09:49 +0000)
committerwhitequark <whitequark@whitequark.org>
Thu, 21 May 2020 09:49:42 +0000 (09:49 +0000)
commit43b1ed1bf62c08826c82bb80ec08651a1abc9e65
tree20151b2f6ba4be9a4bb52b6b49132998f92cab8btree
parent7238e582246148ec6ea0b618379a0e58d4457ea3commit | diff
vendor.intel: don't use `write_verilog -decimal`.

See commit 702e41ba for details.
nmigen/vendor/intel.py diff | blob | history