projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4fdecae) | patch
MEM: Remove the otherPort from the cache ports
authorAndreas Hansson <andreas.hansson@arm.com>
Tue, 31 Jan 2012 16:51:19 +0000 (11:51 -0500)
committerAndreas Hansson <andreas.hansson@arm.com>
Tue, 31 Jan 2012 16:51:19 +0000 (11:51 -0500)
commit4590b91fb8842f6a3b823bbc06334132de43d54b
tree72a17ff25a0be08e4bc3576ff9e179974817c722tree
parent4fdecae443c4f11d24b7da537b6f7a2baadbd130commit | diff
MEM: Remove the otherPort from the cache ports

This patch is a very straight-forward simplification, removing the
unecessary otherPort pointer from the cache port. The pointer was only
used to forward range changes, and the address range is fixed for the
cache. Removing the pointer simplifies the transition to master/slave
ports.
src/mem/cache/base.cc diff | blob | history
src/mem/cache/base.hh diff | blob | history
src/mem/cache/cache_impl.hh diff | blob | history