projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 77a34c9) | patch
back.rtlil: don't emit wires for empty signals.
authorwhitequark <whitequark@whitequark.org>
Fri, 31 Jan 2020 03:38:58 +0000 (03:38 +0000)
committerwhitequark <whitequark@whitequark.org>
Fri, 31 Jan 2020 03:38:58 +0000 (03:38 +0000)
commit45c1eb4f4b2b874886799b5a7f0ad13d926e95a1
tree08fa50d2c18b46f349b3a70ac35e1a895898777ftree
parent77a34c9b5962ac3a6bc739a26b7b02562bf52d69commit | diff
back.rtlil: don't emit wires for empty signals.

Fixes #312.
nmigen/back/rtlil.py diff | blob | history