projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4cb6583) | patch
build/microsemi/libero_soc: able to generate design script (tcl) and design constrain...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 16 Nov 2018 11:19:03 +0000 (12:19 +0100)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 16 Nov 2018 11:19:03 +0000 (12:19 +0100)
commit45ec78e93aae53e796799dcdd3229c2a25a3544e
tree019c04579eb4d02c32c03a8891cf84c4e3232853tree
parent4cb6583b4ec92e600815fa1bbed27b71320699b2commit | diff
build/microsemi/libero_soc: able to generate design script (tcl) and design constraint (pdc) for libero soc / avalanche board.
litex/build/microsemi/libero_soc.py diff | blob | history