projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3fb39c1) | patch
[sim, xcc] bthread threading model exposed; insn encoding cleaned up
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Tue, 7 Sep 2010 05:22:09 +0000 (22:22 -0700)
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Tue, 7 Sep 2010 05:22:09 +0000 (22:22 -0700)
commit46697c22d4ed0194c92588373bd0af69e66bc5c4
tree7116266a1bac0f4c25e5981b4b9540f58e1315e5tree
parent3fb39c1739ee133f877d5ea50721d2b9db36610fcommit | diff
[sim, xcc] bthread threading model exposed; insn encoding cleaned up
12 files changed:
riscv/execute.h diff | blob | history
riscv/insns/di.h diff | blob | history
riscv/insns/ei.h diff | blob | history
riscv/insns/mfcr.h [new file with mode: 0644] blob
riscv/insns/mff_d.h diff | blob | history
riscv/insns/mff_s.h diff | blob | history
riscv/insns/mfpcr.h diff | blob | history
riscv/insns/mtcr.h [new file with mode: 0644] blob
riscv/insns/mtf_d.h diff | blob | history
riscv/insns/mtf_s.h diff | blob | history
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
Simple-V augmented version of spike