projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4e02b92) | patch
arch-arm: Refactor ISA::clear by adding a ISA::clear32 method
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Wed, 31 Oct 2018 14:57:30 +0000 (14:57 +0000)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Wed, 7 Nov 2018 15:22:43 +0000 (15:22 +0000)
commit46a79f7d10f7b8eabd4e3bb45ff50959d04a2571
tree1b1f4a4216a542ea96388e9ceab5fe2fbbe5efdctree
parent4e02b9219d18fba0923b6624b12cf283bd238216commit | diff
arch-arm: Refactor ISA::clear by adding a ISA::clear32 method

The patch is also moving some initialization code to be used
by AArch64 as well since the registers are mapped to AArch64 ones.

Change-Id: I0089df25275434172c6e0e9cb125ee535c04d1b8
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/13997
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
src/arch/arm/isa.cc diff | blob | history
src/arch/arm/isa.hh diff | blob | history