projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 33749f1) | patch
Add additional check to SigSpec
authorClaire Xenia Wolf <claire@clairexen.net>
Fri, 10 Sep 2021 14:51:34 +0000 (16:51 +0200)
committerClaire Xenia Wolf <claire@clairexen.net>
Fri, 10 Sep 2021 14:51:34 +0000 (16:51 +0200)
commit4708907be8249d93a2aefbb36e4420a8b2054df3
tree3a7fdd849cb41443ec26fc002c35fb9d8b3b4387tree
parent33749f1e3aea0d0ee4d1b5b29eb00f3e4f4bae41commit | diff
Add additional check to SigSpec

Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
kernel/rtlil.cc diff | blob | history
kernel/rtlil.h diff | blob | history