projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 92aae58) | patch
sim.pysim: use VCD aliases to reduce space and time overhead.
authorwhitequark <whitequark@whitequark.org>
Sat, 11 Jul 2020 12:25:31 +0000 (12:25 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 14:52:08 +0000 (14:52 +0000)
commit487e8d89dc132ef05efae3709572e2e525742ff4
treef4ebced3c4f1308ff32b23d302f378c11513984ftree
parent92aae584ed9bef0132a4f8c00e829630bd44f0f8commit | diff
sim.pysim: use VCD aliases to reduce space and time overhead.

On Minerva SoC, this reduces VCD file size by about 35%, and reduces
runtime overhead of writing VCDs by 10% or less.
nmigen/sim/pysim.py diff | blob | history
setup.py diff | blob | history