projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8bc855f) | patch
mem: Less conservative tRAS in DRAM configurations
authorAndreas Hansson <andreas.hansson@arm.com>
Fri, 1 Nov 2013 15:56:23 +0000 (11:56 -0400)
committerAndreas Hansson <andreas.hansson@arm.com>
Fri, 1 Nov 2013 15:56:23 +0000 (11:56 -0400)
commit491d3a77cfe90b21c83304a2d4a5af54c909c916
tree4782bf7c323c4da7a63cbb9ae6c01ffe9d556b28tree
parent8bc855fa15bc936cae8418a4b13eebc35526dff1commit | diff
mem: Less conservative tRAS in DRAM configurations

This patch changes the default values of the tRAS timing parameter to
be less conservative, and closer in line with existing parts.
src/mem/SimpleDRAM.py diff | blob | history