projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d4767f4) | patch
ARM: Return an FailUnimp instruction when an unimplemented CP15 register is accessed.
authorAli Saidi <Ali.Saidi@ARM.com>
Mon, 15 Nov 2010 20:04:04 +0000 (14:04 -0600)
committerAli Saidi <Ali.Saidi@ARM.com>
Mon, 15 Nov 2010 20:04:04 +0000 (14:04 -0600)
commit4a1814bd524e7444f57dcd1ea24070fd7b375af3
treeffab2e2662c660ecd8905efbbf98efafb1ddd2ectree
parentd4767f440a7a8bfefa0851726b729b8d30a654a5commit | diff
ARM: Return an FailUnimp instruction when an unimplemented CP15 register is accessed.

Just panicing in readMiscReg() doesn't work because a speculative access
in the o3 model can end the simulation.
src/arch/arm/isa.cc diff | blob | history
src/arch/arm/isa/formats/misc.isa diff | blob | history