projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dc87148) | patch
Remove cache miss test from last AMO test. (#88)
authorRichard Xia <richardxia@richardxia.com>
Mon, 30 Oct 2017 22:44:21 +0000 (15:44 -0700)
committerAndrew Waterman <aswaterman@gmail.com>
Mon, 30 Oct 2017 22:44:21 +0000 (15:44 -0700)
commit4a6eddab8ec709180e6294ce3794768a511baf82
tree542ad51135fab58f607d83aff1c119231b7e8590tree
parentdc87148473bc407d91ab8b4a6e69f7eade79bfa0commit | diff
Remove cache miss test from last AMO test. (#88)

Follow-up to b68b39031a730ecc155ed87fba2ed5f111d0ab07.

The 64KiB allocated by the code to force a cache miss makes it impossible to run
the test from any memories that are smaller 64KiB, such as scratchpad memories
or LIMs. Since this is trying to test microarchitectural behavior, they don't
belong in these ISA tests anyway.
isa/rv64ua/amoxor_d.S diff | blob | history