projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9684084) | patch
Use .word for mret, for now.
authorTim Newsome <tim@sifive.com>
Mon, 23 May 2016 23:24:59 +0000 (16:24 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 23:24:59 +0000 (16:24 -0700)
commit4c3507d350460d4ce32621b8d6e77cd3cd93df7b
tree1bcd6700ca3df5ff82ced7b4c3947bc85a8d2e04tree
parent968408423f8d45deaa12a5c0cf9fc729f2efe38acommit | diff
Use .word for mret, for now.

The current assembler doesn't seem to know it?
tests/mprv.S diff | blob | history
Simple-V augmented version of spike