projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5480ec7) | patch
ARM: Implement the Instruction Set Attribute Registers (ISAR).
authorAli Saidi <Ali.Saidi@ARM.com>
Fri, 18 Mar 2011 00:20:20 +0000 (19:20 -0500)
committerAli Saidi <Ali.Saidi@ARM.com>
Fri, 18 Mar 2011 00:20:20 +0000 (19:20 -0500)
commit4c7a7796ade354a41fac9b4c14d4715cbe9e78c4
treeab16bb0360e685242aefa25f2743c342859ef4ectree
parent5480ec798aba313a03c0760d88aeadff1037f48dcommit | diff
ARM: Implement the Instruction Set Attribute Registers (ISAR).

The ISAR registers describe which features the processor supports.
Transcribe the values listed in section B5.2.5 of the ARM ARM
into the registers as read-only values
src/arch/arm/isa.cc diff | blob | history
src/arch/arm/miscregs.hh diff | blob | history