projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9168701) | patch
Simplify `passes/techmap/abc.cc` and remove superfluous `RTLIL::SigSpec` constructions.
authorAlberto Gonzalez <boqwxp@airmail.cc>
Tue, 14 Apr 2020 02:20:59 +0000 (02:20 +0000)
committerAlberto Gonzalez <boqwxp@airmail.cc>
Tue, 14 Apr 2020 02:39:44 +0000 (02:39 +0000)
commit4ccaf048a5621228c21083a9660f02f4efb505cd
tree3dbfc188b708202440c730a7d9a69e5aa90d8812tree
parent9168701881224caa02b0cc2888feb15ac2c7d9cccommit | diff
Simplify `passes/techmap/abc.cc` and remove superfluous `RTLIL::SigSpec` constructions.

Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
passes/techmap/abc.cc diff | blob | history