projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4504dd7) | patch
Finished initial GP_COUNT8/14/8_ADV/14_ADV sim models. Don't support clock divide...
authorAndrew Zonenberg <azonenberg@drawersteak.com>
Tue, 8 Aug 2017 03:19:17 +0000 (20:19 -0700)
committerAndrew Zonenberg <azonenberg@drawersteak.com>
Mon, 14 Aug 2017 17:45:39 +0000 (10:45 -0700)
commit4da1a327c056efc9bc5044804ab303422f495768
tree71a5d61c3dd2c66522e5b912937b309934144f10tree
parent4504dd78e9bba5b768fbc3a91e006c5679366e15commit | diff
Finished initial GP_COUNT8/14/8_ADV/14_ADV sim models. Don't support clock divide, but do everything else.
techlibs/greenpak4/cells_sim.v diff | blob | history
techlibs/greenpak4/cells_sim_digital.v diff | blob | history