projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d6d7273) | patch
write_cxxrtl: statically schedule comb logic and localize wires.
authorwhitequark <whitequark@whitequark.org>
Tue, 10 Dec 2019 20:09:24 +0000 (20:09 +0000)
committerwhitequark <whitequark@whitequark.org>
Thu, 9 Apr 2020 04:08:36 +0000 (04:08 +0000)
commit5157691f0eca5c5312524483491309a7e07d9710
treec34bcf4b3da5423ac91ea318d4817c70aa8670c9tree
parentd6d727342112eb89451407bd1d9954b8279bd015commit | diff
write_cxxrtl: statically schedule comb logic and localize wires.

This results in further massive gains in performance, modest decrease
in compile time, and, for designs without feedback arcs, makes it
possible to run eval() once per clock edge in certain conditions.
backends/cxxrtl/cxxrtl.cc diff | blob | history
backends/cxxrtl/cxxrtl.h diff | blob | history