projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6025b02) | patch
Fix performance bug when CSR accesses are common
authorAndrew Waterman <waterman@cs.berkeley.edu>
Sun, 31 May 2015 22:47:11 +0000 (15:47 -0700)
committerAndrew Waterman <waterman@cs.berkeley.edu>
Mon, 1 Jun 2015 01:29:45 +0000 (18:29 -0700)
commit5235a77475ff00aecafb9db4c1b003043d2d7f20
treee64e9e30468aff5f656748dc6d06af432d868cd7tree
parent6025b02665744b71d442912a9895b917cff8590fcommit | diff
Fix performance bug when CSR accesses are common

processor_t::step was returning without doing much work, causing the HTIF
to be ticked far more often than necessary.
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike