projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b86f2a5) | patch
Fix debug reset.
authorTim Newsome <tim@sifive.com>
Thu, 21 Sep 2017 19:34:42 +0000 (12:34 -0700)
committerTim Newsome <tim@sifive.com>
Thu, 21 Sep 2017 20:20:29 +0000 (13:20 -0700)
commit526d3997e68200ef3f372384acdc13e8e8b92e31
tree7303d00b2380d8e896188bd8b4b5399ec37bcdf3tree
parentb86f2a51f522f020ad0d90f598f4c501f41da232commit | diff
Fix debug reset.

ndmreset now resets all harts (instead of just the current hart), and
hartreset resets the selected hart (instead of being ignored).
riscv/debug_module.cc diff | blob | history
Simple-V augmented version of spike