projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 64f1368) | patch
sdram/phy/initsequence: add burst chop 4 (BC4) for DDR3
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 4 Aug 2015 09:18:28 +0000 (11:18 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 4 Aug 2015 09:19:20 +0000 (11:19 +0200)
commit52fba05e26cf9860524ecf13bb292588e3171a4b
tree267e7917254fdf3c05bcb2da597b4f307819f98atree
parent64f136893836b8168b91a803a75e90739758c781commit | diff
sdram/phy/initsequence: add burst chop 4 (BC4) for DDR3

This is needed for half rate controllers with burst length of 4.
For best efficiency quarter rate controllers should be used.
misoclib/mem/sdram/phy/initsequence.py diff | blob | history