projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f6d06c9) | patch
Support missing sub-assign and and-assign operators
authorKamil Rakoczy <krakoczy@antmicro.com>
Thu, 25 Jun 2020 11:29:06 +0000 (13:29 +0200)
committerKamil Rakoczy <krakoczy@antmicro.com>
Thu, 25 Jun 2020 11:29:06 +0000 (13:29 +0200)
commit539087f417e08c56e47b8289ec65d418f7d14792
tree9d0326297441c25afc672800fc965428fafbb63ctree
parentf6d06c9f7b01641a657a9f69ef8ce9cb263ff47bcommit | diff
Support missing sub-assign and and-assign operators

Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
frontends/verilog/verilog_lexer.l diff | blob | history
frontends/verilog/verilog_parser.y diff | blob | history