projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7ad8b24) | patch
Fix the truth table for $_SR_* cells.
authorMarcelina Kościelnicka <mwk@0x04.net>
Sat, 11 Apr 2020 14:03:19 +0000 (16:03 +0200)
committerMarcelina Kościelnicka <mwk@0x04.net>
Wed, 15 Apr 2020 15:17:48 +0000 (17:17 +0200)
commit53ba3cf7188883a9ef1c6c506c7b3a842dccc87b
treea974fe8ddee04385fef434ea44f53e6f4a0f0d5etree
parent7ad8b242806357599cfcbd228cef5c331935ef7ccommit | diff
Fix the truth table for $_SR_* cells.

This brings the documented behavior for these cells in line with
$_DFFSR_* and $_DLATCHSR_*, which is that R has priority over S.
The models were already reflecting that behavior.

Also get rid of sim-synth mismatch in the models while we're at it.
techlibs/common/gen_fine_ffs.py diff | blob | history
techlibs/common/simcells.v diff | blob | history
techlibs/common/simlib.v diff | blob | history