git.libre-soc.org Git - yosys.git/commit

projects / yosys.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 0e7c55e) | patch

author	Eddie Hung <eddie@fpgeh.com>
	Tue, 11 Feb 2020 22:22:43 +0000 (14:22 -0800)
committer	Eddie Hung <eddie@fpgeh.com>
	Thu, 27 Feb 2020 18:17:29 +0000 (10:17 -0800)
commit	577545488a81e1f9b84b214d6d02187aac28af6c
tree	de6a209d1f0777e2d1313f0f0cfbf28c8aa05f5c	tree
parent	0e7c55e2a73f47d7f179d434ba79dd9e2bf9045b	commit \| diff

xilinx: use specify blocks in place of abc9_{arrival,required}

README.md		diff \| blob \| history
passes/techmap/abc9_ops.cc		diff \| blob \| history
techlibs/xilinx/cells_sim.v		diff \| blob \| history