projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e6ee07a) | patch
anv/pipeline: support Float16 and Int8 SPIR-V capabilities in gen8+
authorIago Toral Quiroga <itoral@igalia.com>
Tue, 22 Jan 2019 10:26:03 +0000 (11:26 +0100)
committerJuan A. Suarez Romero <jasuarez@igalia.com>
Thu, 18 Apr 2019 11:23:03 +0000 (13:23 +0200)
commit5a5d44b71307085f56cb8511fe154ebfdfd42831
treeb110f614981f4ad676b96923b76528c957339097tree
parente6ee07a664951c11a27d0cfb38e6af218a7ef0a4commit | diff
anv/pipeline: support Float16 and Int8 SPIR-V capabilities in gen8+

v2:
  - Merge Float16 and Int8 capabilities into a single patch (Jason)
  - Merged patch that enabled SPIR-V front-end checks for these caps
    (except for Int8, which was already merged)

v3:
 - Keep capabilities sorted (Jason)

v4:
- SpvCapabilityFloat16 support already added in master (Juan)

Reviewed-by: Jason Ekstrand <jason@jlekstrand.net> (v1)
src/intel/vulkan/anv_pipeline.c diff | blob | history