projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 91e440e) | patch
back.pysim: only extract signal names if VCD is requested.
authorwhitequark <whitequark@whitequark.org>
Wed, 8 Jul 2020 08:29:20 +0000 (08:29 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 14:48:38 +0000 (14:48 +0000)
commit5b346c74a0a9744d1b2ec494deafdab22df51d67
tree614fde03c957f0e5807dbb9ae3eff03c308a1994tree
parent91e440e2263ca77af86f938c57b07b194c06fc1dcommit | diff
back.pysim: only extract signal names if VCD is requested.

This commit also fixes an issue introduced in 2606ee33 that regressed
simulator startup time and bloated VCD files. (It's actually about
10% faster now than *before* the regression was introduced.)
nmigen/back/pysim.py diff | blob | history