projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eebc9c3) | patch
Changing the register mstatus is read into (#152)
authorSrivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>
Tue, 21 Aug 2018 20:14:07 +0000 (13:14 -0700)
committerAndrew Waterman <aswaterman@gmail.com>
Tue, 21 Aug 2018 20:14:07 +0000 (13:14 -0700)
commit5b4eb413c2620d4f29af1a8954871a74be8dee25
treedb3c68215914a0e3e31f6aa99dde206e5dfa1761tree
parenteebc9c3dd9c96c461ff3304b1cdfb1f2a0f35b41commit | diff
Changing the register mstatus is read into (#152)

The mstatus reading overwrites the expected user mode cause value.
isa/rv64si/scall.S diff | blob | history