projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3508552) | patch
cleanup on nextpnr-xilinx setup
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 1 May 2022 10:45:58 +0000 (11:45 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 1 May 2022 10:45:58 +0000 (11:45 +0100)
commit5c88a0724d02528ddfcc263c4bb14c0186b3ca81
tree6f490568268da5421b133e7ba5c08b281298a34ctree
parent350855293f6380c220e75fdf7b0fbd4a8088603dcommit | diff
cleanup on nextpnr-xilinx setup
* use rtlil instead of verilog (top.il not top.v)
* similar to nextpnr-ecp5 write out a top.ys file
* add top.tim and top.rpt outputting into build and set "quiet"
nmigen/vendor/xilinx.py diff | blob | history