projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d20b9c2) | patch
liteeth: do not insert CRC/Preamble in simulation to allow direct connection to ether...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 9 Mar 2015 11:48:45 +0000 (12:48 +0100)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Mon, 9 Mar 2015 12:23:37 +0000 (13:23 +0100)
commit5dbd8af4becbbcf498d2acc0851d39cb19bdb8d3
treeb8c9f839b12988f3bb4bfe13f442419ea5c0a33etree
parentd20b9c222115a37f909153a9205f6f6c78bf0e58commit | diff
liteeth: do not insert CRC/Preamble in simulation to allow direct connection to ethernet tap
misoclib/com/liteeth/mac/core/__init__.py diff | blob | history