projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0deaccb) | patch
Add additional cells sim models for core 7-series primatives.
authorKeith Rothman <537074+litghost@users.noreply.github.com>
Tue, 9 Apr 2019 16:01:53 +0000 (09:01 -0700)
committerKeith Rothman <537074+litghost@users.noreply.github.com>
Tue, 9 Apr 2019 16:01:53 +0000 (09:01 -0700)
commit5e0339855fc1f83b98694ed37dd2f195c3d8f52c
tree7fdea6df82c102f9f337b3fa23efe0f1860e62catree
parent0deaccbaae436bc94ad5b2913fa39a9368c09acecommit | diff
Add additional cells sim models for core 7-series primatives.

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
techlibs/xilinx/cells_sim.v diff | blob | history