projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 06062a1) | patch
[xcc,sim] rvc loads and stores
authorAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 12 Apr 2011 08:42:55 +0000 (01:42 -0700)
committerAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 12 Apr 2011 08:42:55 +0000 (01:42 -0700)
commit5fe6c52270e7d42fd99fedbd7ab3650d292f260e
tree70701820347673d7e3f8341011892aa1511a6465tree
parent06062a1b5c4be28aed370ab5afef79f883acd916commit | diff
[xcc,sim] rvc loads and stores
riscv/decode.h diff | blob | history
riscv/execute.h diff | blob | history
riscv/insns/c_ld.h [new file with mode: 0644] blob
riscv/insns/c_ldsp.h [new file with mode: 0644] blob
riscv/insns/c_lw.h [new file with mode: 0644] blob
riscv/insns/c_lwsp.h [new file with mode: 0644] blob
riscv/insns/c_sd.h [new file with mode: 0644] blob
riscv/insns/c_sdsp.h [new file with mode: 0644] blob
riscv/insns/c_sw.h [new file with mode: 0644] blob
riscv/insns/c_swsp.h [new file with mode: 0644] blob
Simple-V augmented version of spike