projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b6ec196) | patch
Make IRQ_COP read-only/undelegable unless coprocessor is present
authorAndrew Waterman <andrew@sifive.com>
Wed, 22 Aug 2018 21:07:45 +0000 (14:07 -0700)
committerAndrew Waterman <andrew@sifive.com>
Wed, 22 Aug 2018 21:07:45 +0000 (14:07 -0700)
commit60235e3816220eabc6f6e48d103889300d5547df
tree1d3df46f8a1a967dd3a9429c824affe51c61da5ftree
parentb6ec196e9efe33d29d0c9fb80202737719c7730fcommit | diff
Make IRQ_COP read-only/undelegable unless coprocessor is present
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike