add means to run an external core from a verilog file.
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 22:21:19 +0000 (22:21 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 22:21:19 +0000 (22:21 +0000)
commit62327d932161b97257ab8442407ea52e479f11e7
treee463f0267460c1b74e8578d95b6d2b597155cd30
parentc9cf087ddd9d0d49bab1fa46af7657766d1c6eb2
add means to run an external core from a verilog file.
basically turns soc.vhdl (etc) into a mini general-purpose fabric
interconnect (oh and allows Libre-SOC to use it)
Makefile
core_dummy.vhdl [new file with mode: 0644]
fpga/top-generic.vhdl
soc.vhdl