projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bfa3b7d) | patch
debug: need to clear satp before changing priv
authorMegan Wachs <megan@sifive.com>
Fri, 27 Apr 2018 23:52:43 +0000 (16:52 -0700)
committerGitHub <noreply@github.com>
Fri, 27 Apr 2018 23:52:43 +0000 (16:52 -0700)
commit65b4e2e93c7cee0a53143c661e1347363e6d6194
tree950e792262543fe60f46adfccce5c3c27aae15e3tree
parentbfa3b7d34bca67435d91786a81c9df8963bcccaecommit | diff
debug: need to clear satp before changing priv

ISA Manual does not require this register to be reset, and attempting to execute code with VM on when VM hasn't been set up is going to just lead to sadness.
debug/gdbserver.py diff | blob | history