projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3453814) | patch
freedreno/ir3: don't treat all inputs/outputs as vec4
authorRob Clark <robdclark@gmail.com>
Wed, 5 Dec 2018 20:07:51 +0000 (15:07 -0500)
committerRob Clark <robdclark@gmail.com>
Sat, 22 Dec 2018 20:27:21 +0000 (15:27 -0500)
commit6667dde098c4d9f30720024e76e35963eec2c511
tree2b8134b80e030108f6182e81ea39ade914f2144btree
parent3453814622040d2638ce7b7c73c046cd4a0119e9commit | diff
freedreno/ir3: don't treat all inputs/outputs as vec4

This was a hold-over from the early TGSI days, and mostly not needed
with NIR.  This avoids burning an entire 4 consecutive scalar regs
for vec3 outputs, for example.  Which fixes a few places that we were
doing worse that we should on register usage.

Signed-off-by: Rob Clark <robdclark@gmail.com>
src/freedreno/ir3/ir3_compiler_nir.c diff | blob | history
src/freedreno/ir3/ir3_ra.c diff | blob | history