projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5845df7) | patch
tools/litex_sim: specify dram chip and data width via commandline
authorPiotr Binkowski <pbinkowski@antmicro.com>
Thu, 23 Jan 2020 13:24:21 +0000 (14:24 +0100)
committerPiotr Binkowski <pbinkowski@antmicro.com>
Thu, 23 Jan 2020 13:41:37 +0000 (14:41 +0100)
commit674cfcde7d907aa6ffc95f0b0db9930292664040
tree94204b964b3b2c8056d113b52e3885f6b5c07145tree
parent5845df76cc61dc7563dc22bb7382e9696e830b6fcommit | diff
tools/litex_sim: specify dram chip and data width via commandline

litex_sim used a single predefined DRAM chip, with this it is now
possible to specify which one to use with --sdram-module and also
its data bus width can be set using --sdram-data-width
litex/tools/litex_sim.py diff | blob | history