projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 60799dc) | patch
mem: Add tRTP to the DRAM controller
authorAndreas Hansson <andreas.hansson@arm.com>
Fri, 9 May 2014 22:58:48 +0000 (18:58 -0400)
committerAndreas Hansson <andreas.hansson@arm.com>
Fri, 9 May 2014 22:58:48 +0000 (18:58 -0400)
commit6753cb705e726becc433ee39238ca00a5b929fe4
tree4ab982c9b737ef99a54d196f5d653030272189f6tree
parent60799dc5523e3a2174d7bf6a4f3e913e938b6163commit | diff
mem: Add tRTP to the DRAM controller

This patch adds the tRTP timing constraint, governing the minimum time
between a read command and a precharge. Default values are provided
for the existing DRAM types.
src/mem/DRAMCtrl.py diff | blob | history
src/mem/dram_ctrl.cc diff | blob | history
src/mem/dram_ctrl.hh diff | blob | history