projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c6d8692) | patch
intel: Map M9K BRAM only on families that have it
authorDan Ravensloft <dan.ravensloft@gmail.com>
Mon, 22 Jul 2019 11:15:22 +0000 (12:15 +0100)
committerDan Ravensloft <dan.ravensloft@gmail.com>
Tue, 23 Jul 2019 17:11:11 +0000 (18:11 +0100)
commit67b4ce06e07fde80d5ac11cad4d673c501bdd421
tree26ba1373941ac0c83ff10a1edc530053ad1d4dectree
parentc6d8692c9711e4b65aa89ad60986c9df7e053fc7commit | diff
intel: Map M9K BRAM only on families that have it

This regresses Cyclone V and Cyclone 10 substantially, but these
numbers were artificial, targeting a BRAM that they did not contain.

Amusingly, synth_intel still does better when synthesizing PicoSoC
than Quartus when neither are inferring block RAM.
techlibs/intel/Makefile.inc diff | blob | history
techlibs/intel/common/brams.txt [deleted file] blob | history
techlibs/intel/common/brams_m9k.txt [new file with mode: 0644] blob
techlibs/intel/common/brams_map.v [deleted file] blob | history
techlibs/intel/common/brams_map_m9k.v [new file with mode: 0644] blob
techlibs/intel/synth_intel.cc diff | blob | history