projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eace559) | patch
Make HW setting of PTE A/D bits optional (by configure arg)
authorAndrew Waterman <andrew@sifive.com>
Sun, 19 Feb 2017 01:24:04 +0000 (17:24 -0800)
committerAndrew Waterman <andrew@sifive.com>
Sun, 19 Feb 2017 01:24:04 +0000 (17:24 -0800)
commit67cd71d9ec5087bdcfa8fda1172abc0049df8455
tree2f9df81c647d287abba097c8f185931d82bfe42atree
parenteace5599606034850e28eef63f1e00eaf8eb6d26commit | diff
Make HW setting of PTE A/D bits optional (by configure arg)

https://github.com/riscv/riscv-isa-manual/issues/14
config.h.in diff | blob | history
configure diff | blob | history
riscv/mmu.cc diff | blob | history
riscv/riscv.ac diff | blob | history
Simple-V augmented version of spike