projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6d164f6) | patch
i965: Don't force x-tiling for 16-bpp formats on Gen>7
authorNeil Roberts <neil@linux.intel.com>
Thu, 19 Feb 2015 16:09:41 +0000 (16:09 +0000)
committerNeil Roberts <neil@linux.intel.com>
Wed, 25 Feb 2015 13:19:34 +0000 (13:19 +0000)
commit67e3302497e90a4602921b4ac4621e97df60f850
tree71e715ddad44e76e2e3c9e454f205670b5c30e63tree
parent6d164f65c5a794164d07bc66c1f8f87280514e8ccommit | diff
i965: Don't force x-tiling for 16-bpp formats on Gen>7

Sandybridge doesn't support y-tiling for surface formats with 16 or
more bpp. There was previously an override to explicitly allow this
for Gen7. However, this restriction is also removed in Gen8+ so we
should use y-tiling there too.

This is important to do for Skylake which doesn't support x-tiling for
3D surfaces.

Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
src/mesa/drivers/dri/i965/intel_mipmap_tree.c diff | blob | history