projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ddc061f) | patch
Can jump to and execute Debug ROM.
authorTim Newsome <tim@sifive.com>
Sat, 23 Apr 2016 03:11:29 +0000 (20:11 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 19:12:10 +0000 (12:12 -0700)
commit6835847f4798cc38f933ba877004eacfc1cbf593
tree97167666ac59ceb72506cd2d321a46d5bd31d601tree
parentddc061f0fb3c08e172818891aad9247fd0fb2da9commit | diff
Can jump to and execute Debug ROM.

Connect with gdb, and the core will jump to Debug ROM and start
executing it. Then it crashes when it jumps to 0x400 because Debug RAM
isn't implemented (and doesn't live there anyway, for now).
13 files changed:
debug_rom/Makefile [deleted file] blob | history
debug_rom/debug_rom.S [deleted file] blob | history
debug_rom/debug_rom.c [deleted file] blob | history
debug_rom/link.ld [deleted file] blob | history
riscv/debug_rom.h [new file with mode: 0644] blob
riscv/debug_rom/Makefile [new file with mode: 0644] blob
riscv/debug_rom/debug_rom.S [new file with mode: 0755] blob
riscv/debug_rom/debug_rom.h [new file with mode: 0644] blob
riscv/debug_rom/link.ld [new file with mode: 0644] blob
riscv/decode.h diff | blob | history
riscv/mmu.cc diff | blob | history
riscv/processor.cc diff | blob | history
riscv/sim.cc diff | blob | history
Simple-V augmented version of spike