projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5cf04f3) | patch
Added RTLIL::Module::fixup_ports() API and RTLIL::*::rewrite_sigspecs() API
authorClifford Wolf <clifford@clifford.at>
Tue, 18 Jun 2013 15:11:13 +0000 (17:11 +0200)
committerClifford Wolf <clifford@clifford.at>
Tue, 18 Jun 2013 15:11:13 +0000 (17:11 +0200)
commit6971c4db62fce93953edf5dd4fb511e9ccebdecc
tree0a8da3a733de6e290f60231f836e5eada5f40d34tree
parent5cf04f33fa081ead8f0b8799eb324a3c5d4acac1commit | diff
Added RTLIL::Module::fixup_ports() API and RTLIL::*::rewrite_sigspecs() API
kernel/rtlil.cc diff | blob | history
kernel/rtlil.h diff | blob | history