projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cd60f07) | patch
coolrunner2: Separate and improve buffer cell insertion pass
authorR. Ou <rqou@robertou.com>
Mon, 17 Feb 2020 04:25:46 +0000 (20:25 -0800)
committerR. Ou <rqou@robertou.com>
Mon, 17 Feb 2020 04:25:46 +0000 (20:25 -0800)
commit6a0682f5a0148949beacad0eb93ec5b754bf29cd
treedecc145a7bc6e32f684dfcbcb700cb06c93137c0tree
parentcd60f079d6c96e1d8a00c3c081fab1148d432b44commit | diff
coolrunner2: Separate and improve buffer cell insertion pass

The new pass will contain all of the logic for inserting "passthrough"
product term and XOR cells as appropriate for the architecture. For
example, this commit fixes connecting an input pin directly to another
output pin with no logic in between.
techlibs/coolrunner2/Makefile.inc diff | blob | history
techlibs/coolrunner2/coolrunner2_fixup.cc [new file with mode: 0644] blob
techlibs/coolrunner2/coolrunner2_sop.cc diff | blob | history
techlibs/coolrunner2/synth_coolrunner2.cc diff | blob | history