projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0336c38) | patch
back.pysim: override ResetSynchronizer implementation.
authorwhitequark <cz@m-labs.hk>
Fri, 28 Jun 2019 07:49:14 +0000 (07:49 +0000)
committerwhitequark <cz@m-labs.hk>
Fri, 28 Jun 2019 07:49:14 +0000 (07:49 +0000)
commit6b5044c9d02428afea38b116678b7df8d611b09e
treed420da467b029164f71703d96daeca24160c7c45tree
parent0336c38770d1fba5b9c81ad42211b0c390dbefc4commit | diff
back.pysim: override ResetSynchronizer implementation.

This was rewritten to use Yosys cells in 779f3ee9 to avoid leaking
the interior clock domain, but the simulator doesn't understand Yosys
cells. So, use the old implementation in the simulator.
nmigen/back/pysim.py diff | blob | history