projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2e51dc1) | patch
verilog: improve specify support when not in -specify mode
authorEddie Hung <eddie@fpgeh.com>
Thu, 13 Feb 2020 21:27:15 +0000 (13:27 -0800)
committerEddie Hung <eddie@fpgeh.com>
Thu, 13 Feb 2020 21:27:15 +0000 (13:27 -0800)
commit6b58c1820c7bbacb4730af40e10592823b0eb15c
treef878ff9902af732ca253999dcd596f6f987cc336tree
parent2e51dc1856aae456e15cafd484997bfbd102175ecommit | diff
verilog: improve specify support when not in -specify mode
frontends/verilog/verilog_parser.y diff | blob | history
tests/various/specify.v diff | blob | history
tests/various/specify.ys diff | blob | history