projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5ff63bc) | patch
[sim,xcc] removed sll32/srl32/sra32 opcodes
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Wed, 4 Aug 2010 04:09:14 +0000 (21:09 -0700)
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Wed, 4 Aug 2010 04:09:14 +0000 (21:09 -0700)
commit6b5af53e2b6d77ed2e6d1b437d397852fe29eb30
treecf364ea5aa27f87816780ec341d8cf388969361etree
parent5ff63bcd7935cad840fd25844dfb590010bd2e12commit | diff
[sim,xcc] removed sll32/srl32/sra32 opcodes

These instructions handled static shift amounts >= 32.  Since we have
a 6-bit shift amount field, these opcodes are no longer necessary.
riscv/execute.h diff | blob | history
riscv/insns/sll32.h [deleted file] blob | history
riscv/insns/sra32.h [deleted file] blob | history
riscv/insns/srl32.h [deleted file] blob | history
Simple-V augmented version of spike