projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ee00675) | patch
arch-arm: PSTATE.PAN changes should inval cached regs in TLB
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Thu, 5 Sep 2019 09:52:47 +0000 (10:52 +0100)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Thu, 19 Sep 2019 10:54:14 +0000 (10:54 +0000)
commit6b6ac525f7bcb4259ef2065919bc9985c48ef35d
tree86987681ecbd6ddb2eb3813f8c610f362eeecad1tree
parentee00675d24761f2df22fa588cba8dee7d1050f3acommit | diff
arch-arm: PSTATE.PAN changes should inval cached regs in TLB

Change-Id: Id94e355fec345d2e952539a7dce7fbd21ed220c6
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20983
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/isa.cc diff | blob | history