projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5c96429) | patch
[sim] added "str" debug command
authorAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Sun, 17 Apr 2011 02:44:16 +0000 (19:44 -0700)
committerAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Sun, 17 Apr 2011 02:44:16 +0000 (19:44 -0700)
commit6e2844c1b5d1b2c8bbc6b36a29726c19fd0c0593
tree7f14bb9dd6939d268af4e6c79c9bc89e37dae5d1tree
parent5c96429584484a6ce88cb5a0432582e57ee9e211commit | diff
[sim] added "str" debug command

it prints the c string starting at the specified memory address.
riscv/sim.cc diff | blob | history
riscv/sim.h diff | blob | history
Simple-V augmented version of spike