projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: de0ebb3) | patch
fix (most) unit tests in test_pysvp64dis.py
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Jun 2023 18:31:33 +0000 (19:31 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Jun 2023 18:31:33 +0000 (19:31 +0100)
commit6e34bc28b293991a94bb125f9cb6fc13c7203ac1
tree3ecdc80843eb6d2db8eac21acf7f21259322a344tree
parentde0ebb322481cb17a5b4ff2b3888d378134121f8commit | diff
fix (most) unit tests in test_pysvp64dis.py

the fields in/out are sorted
(https://bugs.libre-soc.org/show_bug.cgi?id=1098)
but it looks like rldimi is the wrong bit-pattern
src/openpower/sv/trans/test_pysvp64dis.py diff | blob | history